1. Routing Constraints部份:
Good No Good Check Item 問題點說明
[ ] [ ] 1.01確認Net Width / Spacing 設(shè)定符合Design Rule.
[ ] [ ] 1.02確認Length Control (長度限制) 設(shè)定符合Design Rule.
[ ] [ ] 1.03確認Length Control (等長限制) 設(shè)定符合Design Rule.
[ ] [ ] 1.04確認Differential Pair設(shè)定符合Design Rule.
[ ] [ ] 1.05確認Net Schedule 設(shè)定符合Design Rule.
[ ] [ ] 1.06確認Net Shielding設(shè)定符合Design Rule.
[ ] [ ] 1.07確認Net On Assigned Layer設(shè)定符合Design Rule.
Good No Good Check Item 問題點說明
[ ] [ ] 1.08確認Net Via Count設(shè)定符合Design Rule
[ ] [ ] 1.09確認Net Fixed設(shè)定符合Design Rule.
2. Importance Routing 部份:
Good No Good Check Item 問題點說明
[ ] [ ] 2.01確認Power / Ground Plane 設(shè)定正確.
[ ] [ ] 2.02確認Power / Ground Net 設(shè)定正確.
[ ] [ ] 2.03確認Power / Ground Plane切割線正確.
[ ] [ ] 2.04確認在切割線附近之Via or DIP Pin 導(dǎo)通情況.
[ ] [ ] 2.05確認所有屬線關(guān)系均已完成( Unconnected Pins = 0 )
[ ] [ ] 2.06 確認 All Etch Layers DRC
Good No Good Check Item 問題點說明
Good No Good Check Item 問題點說明
[ ] [ ] 2.07確認在FPC 雙面板走線時, 當Shape 需為網(wǎng)狀, 為維持信號阻抗之穩(wěn)定性. 請修改相關(guān)Shape參數(shù)如下:
3. Testpad部份:
Good No Good Check Item 問題點說明
[ ] [ ] 3.01確認設(shè)定可當Testpad 之最小尺寸
[ ] [ ] 3.02確認設(shè)定Testpad之間的最小安全距離.
[ ] [ ] 3.03確認設(shè)定可加入Testpad之層面
Good No Good Check Item 問題點說明
[ ] [ ] 3.04確認是否允許測試點放在零件腳上.
[ ] [ ] 3.05確認N.C. Pin 是否需加上Testpad. (Ex.: BGA Type Chipset…)
[ ] [ ] 3.06確認各Net 之Testpad數(shù)量正確.
[ ] [ ] 3.07確認Testpad 是否設(shè)定Fixed.
[ ] [ ] 3.08確認所有Nets之Testpad 100 % 完成.
[ ] [ ] 3.09確認Testpad DRC Check, 并確認無產(chǎn)生錯誤訊息.
4. Rename部份:
Good No Good Check Item 問題點說明
[ ] [ ] 4.01確認不可Rename之組件有設(shè)定.
[ ] [ ] 4.02確認將排序后之資料回傳并請RD Eng. Update 線路圖.再由Layout Eng. 進行Netin 確認資料同步
5. Silkscreen部份:
Good No Good Check Item 問題點說明
[ ] [ ] 5.01確認Ref Number 與零件擺放關(guān)系正確
Good No Good Check Item 問題點說明
[ ] [ ] 5.02確認文字白漆無存在於SMD Pad 或 露銅之Via上.
[ ] [ ] 5.03確認零件之極性標示正確(Cap+, Diode, LED等組件).
[ ] [ ] 5.04確認Connector之Pin No.標示正確.
[ ] [ ] 5.05確認Component Reference Name字形大小一致